PSRAM 4-Mbit (256K x 16) Pseudo Static RAM

Features

• Wide voltage range: 2.7V–3.6V

• Access time: 55 ns, 60 ns and 70 ns

• Ultra-low active power

— Typical active current: 1 mA @ f = 1 MHz

— Typical active current: 8 mA @ f = fmax (70-ns speed)

• Ultra low standby power

• Automatic power-down when deselected

• CMOS for optimum speed/power

Functional Description

The M24L416256SA is a high-performance CMOS Pseudo static RAM organized as 256K words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for portable applications such as cellular telephones. The device can be put into standby mode when deselected ($\overline{CE}$ HIGH or both $\overline{BHE}$ and $\overline{BLE}$ are HIGH).

The input/output pins (I/O0 through I/O_{15}) are placed in a high-impedance state when : deselected ($\overline{CE}$ HIGH), outputs are disabled ($\overline{OE}$ HIGH), both Byte High Enable and Byte Low Enable are disabled ($\overline{BHE}$, $\overline{BLE}$ HIGH), or during a write operation ($\overline{CE}$ LOW and $\overline{WE}$ LOW).

Writing to the device is accomplished by taking Chip Enable($\overline{CE}$ LOW) and Write Enable ($\overline{WE}$) input LOW. If Byte Low Enable ($\overline{BLE}$) is LOW, then data from I/O pins (I/O_0 through I/O_7) is written into the location specified on the address pins(A_0 through A_{17}). If Byte High Enable ($\overline{BHE}$) is LOW, then data from I/O pins (I/O_8 through I/O_{15}) is written into the location specified on the address pins (A_0 through A_{17}).

Reading from the device is accomplished by taking Chip Enable ($\overline{CE}$ LOW) and Output Enable ($\overline{OE}$) LOW while forcing the Write Enable ($\overline{WE}$) HIGH. If Byte Low Enable ($\overline{BLE}$) is LOW, then data from the memory location specified by the address pins will appear on I/O_0 to I/O_7. If Byte High Enable($\overline{BHE}$) is LOW, then data from memory will appear on I/O_8 toI/O_{15}. Refer to the truth table for a complete description of read and write modes.

Logic Block Diagram

Pin Configuration[2, 3, 4]

VFBGA
Top View

	1	2	3	4	5	6	
A	$\overline{BLE}$	$\overline{OE}$	A_0	A_1	A_2	NC	A
B	I/O_8	$\overline{BHE}$	A_3	A_4	$\overline{CE}$	I/O_0	B
C	I/O_9	I/O_{10}	A_5	A_6	I/O_1	I/O_2	C
D	V_{SS}	I/O_{11}	A_{17}	A_7	I/O_3	V_{cc}	D
E	V_{CC}	I/O_{12}	DNU	A_{16}	I/O_4	V_{ss}	E
F	I/O_{14}	I/O_{13}	A_{14}	A_{15}	I/O_5	I/O_6	F
G	I/O_{15}	NC	A_{12}	A_{13}	$\overline{WE}$	I/O_7	G
H	NC	A_8	A_9	A_{10}	A_{11}	NC	H

44-pin TSOPII
Top View

Left pin	#	#	Right pin
A4	1	44	A5
A3	2	43	A6
A2	3	42	A7
A1	4	41	$\overline{OE}$
A0	5	40	$\overline{BHE}$
$\overline{CE}$	6	39	$\overline{BLE}$
I/O0	7	38	I/O15
I/O1	8	37	I/O14
I/O2	9	36	I/O13
I/O3	10	35	I/O12
Vcc	11	34	Vss
Vss	12	33	Vcc
I/O4	13	32	I/O11
I/O5	14	31	I/O10
I/O6	15	30	I/O9
I/O7	16	29	I/O8
$\overline{WE}$	17	28	NC
A16	18	27	A8
A15	19	26	A9
A14	20	25	A10
A13	21	24	A11
A12	22	23	A17

Product Portfolio

Product	V_CC Range(V)			Speed (ns)	Power Dissipation					
					Operating, I_CC (mA)				Standby, I_SB2 (µA)	
					f = 1 MHz		f = fmax			
	Min.	Typ.[5]	Max.		Typ.[5]	Max.	Typ.[5]	Max.	Typ.[5]	Max.
M24L416256SA	2.7	3.0	3.6	55	1	5	14	22	17	40
				60						
				70			8	15		

Notes:

2. Ball H1, G2 and ball H6 for the VFBGA package can be used to upgrade to an 8-Mbit, 16-Mbit and 32-Mbit density, respectively.
3. NC "no connect" – not connected internally to the die.
4. DNU (Do Not Use) pins have to be left floating or tied to Vss to ensure proper application.
5. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = VCC(typ.), T_A = 25°C.

Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature ....–65°C to +150°C
Ambient Temperature with
Power Applied ....–55°C to +125°C
Supply Voltage to Ground Potential ....−0.4V to 4.6V
DC Voltage Applied to Outputs
in High-Z State[6, 7, 8] ....−0.4V to 3.7V
DC Input Voltage[6, 7, 8] ....−0.4V to 3.7V
Output Current into Outputs (LOW) ....20 mA
Static Discharge Voltage .... > 2001V
(per MIL-STD-883, Method 3015)

Latch-up Current ....> 200 mA

Operating Range

Range	Ambient Temperature (T_A)	V_{CC}
Extended	−25°C to +85°C	2.7V to 3.6V
Industrial	−40°C to +85°C	2.7V to 3.6V

DC Electrical Characteristics (Over the Operating Range)

Parameter	Description	Test Conditions		-55, 60, 70			Unit
				Min.	Typ.[5]	Max.	
V_{CC}	Supply Voltage			2.7	3.0	3.6	V
V_{OH}	Output HIGH Voltage	I_{OH} = −0.1 mA	V_{CC} = 2.7V	V_{CC} − 0.4			V
V_{OL}	Output LOW Voltage	I_{OL} = 0.1 mA	V_{CC} = 2.7V			0.4	V
V_{IH}	Input HIGH Voltage			0.8 * V_{CC}		V_{CC} + 0.4	V
V_{IL}	Input LOW Voltage			-0.4		0.6	V
I_{IX}	Input Leakage Current	GND ≤ V_{IN} ≤ Vcc		-1		+1	µA
I_{OZ}	Output Leakage Current	GND ≤ V_{OUT} ≤ Vcc, Output Disabled		-1		+1	µA
I_{CC}	V_{CC} Operating Supply Current	f = f_{MAX} = 1/t_{RC}	V_{CC} = V_{CCmax}, I_{OUT} = 0 mA, CMOS level		14 for −55 14 for −60 8 for −70	22 for −55 22 for −60 15 for −70	mA
		f = 1 MHz			1 for all speeds	5 for all speeds	
I_{SB1}	Automatic $\overline{CE}$ Power-down Current —CMOS Inputs	$\overline{CE}$ ≥ V_{CC} − 0.2V, V_{IN} ≥ V_{CC} − 0.2V, V_{IN} ≤ 0.2V, f = f_{MAX}(Address and Data Only),f = 0 ($\overline{OE}$, $\overline{WE}$, $\overline{BHE}$ and $\overline{BLE}$), V_{CC} = 3.6V			150	250	µA
I_{SB2}	Automatic $\overline{CE}$ Power-down Current —CMOS Inputs	$\overline{CE}$ ≥ V_{CC} − 0.2V, V_{IN} ≥ V_{CC} − 0.2V or V_{IN} ≤ 0.2V, f = 0, V_{CC} = 3.6V			17	40	µA

Thermal Resistance[9]

| Parameter	Description	Test Conditions	VFBGA	Unit
θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	55	°C/W
θ_{JC}	Thermal Resistance (Junction to Case)		17	°C/W

Capacitance[9]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	T_A = 25°C, f = 1 MHz	8	pF
C_{OUT}	Output Capacitance	V_{CC} = $V_{CC(typ)}$	8	pF

Notes:
6. $V_{IL(MIN)}$ = −0.5V for pulse durations less than 20 ns.
7. $V_{IH(Max)}$ = V_{CC} + 0.5V for pulse durations less than 20 ns.
8. Overshoot and undershoot specifications are characterized and are not 100% tested.
9. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms

Parameters	3.0V V_{CC}	Unit
R1	22000	Ω
R2	22000	Ω
R_{TH}	11000	Ω
V_{TH}	1.50	V

Switching Characteristics (Over the Operating Range)[10]

Prameter	Description	−55 Min.	−55 Max.	−60 Min.	−60 Max.	−70 Min.	−70 Max.	Unit
Read Cycle								
t_{RC}	Read Cycle Time	55		60		70		ns
t_{AA}	Address to Data Valid		55		60		70	ns
t_{OHA}	Data Hold from Address Change	5		8		10		ns
t_{ACE}	$\overline{CE}$ LOW to Data Valid		55		60		70	ns
t_{DOE}	$\overline{OE}$ LOW to Data Valid		25		25		35	ns
t_{LZOE}	$\overline{OE}$ LOW to Low Z[11, 13]	5		5		5		ns
t_{HZOE}	$\overline{OE}$ HIGH to High Z[11, 13]		25		25		25	ns
t_{LZCE}	$\overline{CE}$ LOW to Low Z[11, 13]	2		2		5		ns
t_{HZCE}	$\overline{CE}$ HIGH to High Z[11, 13]		25		25		25	ns
t_{DBE}	$\overline{BLE}$ / $\overline{BHE}$ LOW to Data Valid		55		60		70	ns
t_{LZBE}	$\overline{BLE}$ / $\overline{BHE}$ LOW to Low Z[11, 13]	5		5		5		ns
t_{HZBE}	$\overline{BLE}$ / $\overline{BHE}$ HIGH to High-Z[11, 13]		10		10		25	ns
t_{SK} [14]	Address Skew		0		5		10	ns
Write Cycle[12]								
t_{WC}	Write Cycle Time	55		60		70		ns
t_{SCE}	$\overline{CE}$ LOW to Write End	45		45		60		ns
t_{AW}	Address Set-up to Write End	45		45		55		ns
t_{HA}	Address Hold from Write End	0		0		0		ns
t_{SA}	Address Set-up to Write Start	0		0		0		ns
t_{PWE}	$\overline{WE}$ Pulse Width	40		40		45		ns

Notes:

10. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0V to $V_{CC(typ.)}$, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.

11. t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

12. The internal Write time of the memory is defined by the overlap of $\overline{WE}$, $\overline{CE}$ = V_{IL}, $\overline{BHE}$ and/or $\overline{BLE}$ = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.

13. High-Z and Low-Z parameters are characterized and are not 100% tested.

14. To achieve 55-ns performance, the read access should be $\overline{CE}$ controlled. In this case t_{ACE} is the critical parameter and t_{SK} is satisfied when the addresses are stable prior to chip enable going active. For the 70-ns cycle, the addresses must be stable within 10 ns after the start of the read cycle.

Switching Characteristics (Over the Operating Range)[10] (continued)

Prameter	Description	−55		−60		−70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{BW}	$\overline{BLE}$ / $\overline{BHE}$ LOW to Write End	50		50		55		ns
t_{SD}	Data Set-up to Write End	25		25		25		ns
t_{HD}	Data Hold from Write End	0		0		0		ns
t_{HZWE}	$\overline{WE}$ LOW to High Z[11, 13]		25		25		25	ns
t_{LZWE}	$\overline{WE}$ HIGH to Low Z[11, 13]	5		5		5		ns

Switching Waveforms
Read Cycle 1 (Address Transition Controlled)[14, 15, 16]

Read Cycle 2 ($\overline{OE}$ Controlled)[14, 16]

Notes:
15. Device is continuously selected. $\overline{OE}$, $\overline{CE}$ = V_{IL}.

16. $\overline{WE}$ is HIGH for Read Cycle.

Switching Waveforms (continued)

Write Cycle 1 ($\overline{\text{WE}}$ Controlled)[12, 13, 17, 18, 19]

Write Cycle 2 ($\overline{\text{CE}}$ Controlled)[12, 13, 17, 18, 19]

Notes:

17. Data I/O is high-impedance if $\overline{\text{OE}} \geq V_{IH}$.

18. If Chip Enable goes INACTIVE with $\overline{\text{WE}} = V_{IH}$, the output remains in a high-impedance state.

19. During this period in the DATA I/O waveform, the I/Os could be in the output state and input signals should not be applied.

Switching Waveforms (continued)
Write Cycle 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)[18, 19]

Write Cycle 4 ($\overline{\text{BHE}}$/$\overline{\text{BLE}}$ Controlled, $\overline{\text{OE}}$ LOW)[18, 19]

Avoid Timing

ESMT Pseudo SRAM has a timing which is not supported at read operation, If your system has multiple invalid address signal shorter than t_{RC} during over 15μs at read operation shown as in Abnormal Timing, it requires a normal read timing at leat during 15μs shown as in Avoidable timing 1 or toggle $\overline{CE}$ to high ($\geqq t_{RC}$) one time at least shown as in Avoidable Timing 2.

Abnormal Timing

Avoidable Timing 1

Avoidable Timing 2

Truth Table[20]

$\overline{CE}1$	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}$	$\overline{BLE}$	Inputs/Outputs	Mode	Power
H	X	X	X	X	High Z	Deselect/Power-down	Standby (I_{SB})
X	X	X	H	H	High Z	Deselect/Power-down	Standby (I_{SB})
L	H	L	L	L	Data Out (I/O_0–I/O_{15})	Read	Active (I_{CC})
L	H	L	H	L	Data Out (I/O_0–I/O_7); High Z I/O_8–I/O_{15}	Read	Active (I_{CC})
L	H	L	L	H	High Z I/O_0–I/O_7; Data Out (I/O_8–I/O_{15})	Read	Active (I_{CC})
L	H	H	L	H	High Z	Output Disabled	Active (I_{CC})
L	H	H	H	L	High Z	Output Disabled	Active (I_{CC})
L	H	H	L	L	High Z	Output Disabled	Active (I_{CC})
L	L	X	L	L	Data In (I/O_0–I/O_{15})	Write	Active (I_{CC})
L	L	X	H	L	Data In (I/O_0–I/O_7); High Z I/O_8–I/O_{15}	Write	Active (I_{CC})
L	L	X	L	H	High Z I/O_0–I/O_7; Data In (I/O_8–I/O_{15})	Write	Active (I_{CC})

Ordering Information

| Speed (ns)	Ordering Code	Package Type	Operating Range
55	M24L416256SA-55BEG	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)	Extended
60	M24L416256SA-60BEG	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)	Extended
70	M24L416256SA-70BEG	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)	Extended
55	M24L416256SA-55TEG	44-pin TSOPII (Pb-Free)	Extended
60	M24L416256SA-60TEG	44-pin TSOPII (Pb-Free)	Extended
70	M24L416256SA-70TEG	44-pin TSOPII (Pb-Free)	Extended
55	M24L416256SA-55BIG	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)	Industrial
60	M24L416256SA-60BIG	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)	Industrial
70	M24L416256SA-70BIG	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)	Industrial
55	M24L416256SA-55TIG	44-pin TSOPII (Pb-Free)	Industrial
60	M24L416256SA-60TIG	44-pin TSOPII (Pb-Free)	Industrial
70	M24L416256SA-70TIG	44-pin TSOPII (Pb-Free)	Industrial

Note :
20. H = Logic HIGH, L = Logic LOW, X = Don't Care.

Package Diagram
48-ball VFBGA (6 x 8 x 1 mm)

TOP VIEW

A1 CORNER

1 2 3 4 5 6

A B C D E F G H

8.00±0.10

6.00±0.10

A

B

0.25 C

0.55 MAX

0.26 MAX.

SEATING PLANE

C

0.21 ±0.05

0.10 C

1.00 MAX

BOTTOM VIEW

A1 CORNER

Ø0.05 M C
Ø0.25 M C A B

Ø0.30±0.05(48X)

6 5 4 3 2 1

A B C D E F G H

8.00±0.10

5.25

0.75

2.625

1.875

0.75

3.75

A

6.00±0.10

B

0.15(4X)

51-85150-*D

44-LEAD   TSOP(II)   PSRAM(400mil)

Symbol	Dimension in mm			Dimension in inch		
	Min	Norm	Max	Min	Norm	Max
A	——	——	1.20	——	——	0.047
A1	0.05	——	0.15	0.002	——	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.042
B	0.30	——	0.45	0.012	——	0.018
B1	0.30	0.35	0.40	0.012	0.014	0.016
C	0.12	——	0.21	0.005	——	0.008
C1	0.10	——	0.16	0.004	——	0.006
D	18.28	18.41	18.54	0.720	0.725	0.730
ZD	0.805 REF			0.0317 REF		
E	11.56	11.76	11.96	0.455	0.463	0.471
E1	10.03	10.16	10.29	0.395	0.400	0.4
L	0.40	0.59	0.69	0.016	0.023	0.027
L1	0.80 REF			0.031 REF		
e	0.80 BSC			0.0315 BSC		
θ	0°	——	8°	0°	——	8°

Revision History

Revision	Date	Description
1.0	2007.07.04	Original
1.1	2007.09.10	Modify Vcc (max) =3.3V to 3.6V
1.2	2008.02.27	1. Add 44-pin TSOPII package 2. Add Avoid timing
1.3	2008.03.24	Add I-grade for TSOPII package
1.4	2008.07.04	1. Move Revision History to the last 2. Add Industrial grade for BGA package

Important Notice